07 September 2010 ES-3100-DM-10-163

To: Office of Naval Research

875 North Randolph Street, Suite 1425

Arlington, VA 22203-1995

Attn: Deborah Van Vechten, Program Officer

Subject: Purchase Order N00014-09-M-0052 for Superconductive ADC Project;

Delivery of CDRL # 0001AD – "Final Design Review Package"

Please accept the included file as delivery of CDRL No. 0001AD "Final Design Review Package."

If you have any inquires or need further clarification regarding this correspondence, please contact Dan Medina at 310.364.5432, or <a href="mailto:daniel.n.medina@boeing.com">daniel.n.medina@boeing.com</a>.

Sincerely,

Marcus Cooke

Manager of Contracts

**Compliance and Contract Operations** 

Space and Intelligence Systems

CC: Anthony Tysenn, ONR Contracts Specialist

Judy Whalen, Administrative Contracting Officer (transmittal letter only)

Director, Naval Research Lab (hardcopy mailed)

Eva Adams/Shari Pitts, Defense Technical Information Center

Brad Perranoski, Boeing Principal Investigator

Dan Medina, Boeing Contracts Administrator



#### REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for falling to comply with a collection of information if it does not display a currently valid OMB control number.

PLEASE DO NOT RETURN YOUR FOI	RM TO THE ABOVE ADDRESS.					
1. REPORT DATE (DD-MM-YYYY)	2. REPORT TYPE		3. DATES COVERED (From - To)			
07-09-2010 Final						
4. TITLE AND SUBTITLE		5a. CO	NTRACT NUMBER			
ONR Superconductive ADC		N00014-09-M-0052				
CDRL 0001AD Final Design Review	ew Package (Fabrication Package)	5b. GR	ANT NUMBER			
		Final  Fi	OGRAM ELEMENT NUMBER			
6. AUTHOR(S)		5d. PRO	OJECT NUMBER			
Perranoski, Brad S		16 March 2009 - 07 September 2010  5a. CONTRACT NUMBER				
2 011 111 0 5111, 2 1 1 1 2		F- TA	CV NUMBER			
	2. REPORT TYPE Final  3. DATES COVERED (From - To) 16 March 2009 - 07 September 2010  5a. CONTRACT NUMBER N00014-09-M-0052  5b. GRANT NUMBER  5c. PROGRAM ELEMENT NUMBER  5d. PROJECT NUMBER  5e. TASK NUMBER  5f. WORK UNIT NUMBER  AME(S) AND ADDRESS(ES) wholly-owned subsidiary, Boeing Satellite Systems, wholly-owned subsidiary, Boeing Satellite Systems,  ENCY NAME(S) AND ADDRESS(ES)  10. SPONSOR/MONITOR'S ACRONYM(S) ONR  11. SPONSOR/MONITOR'S REPORT NUMBER(S)					
		5f. WO	RK UNIT NUMBER			
7 PERFORMING ORGANIZATION NA	ME(S) AND ADDRESS(ES)		8 PERFORMING ORGANIZATION			
		L'a C atomo				
Inc.	wholly-owned subsidiary, Boeing Salei	nte Systems,	ONR SCADC CDRL 0001AD			
900 N Sepulveda Blvd.						
El Segundo, CA 90245						
	NCY NAME(S) AND ADDRESS(ES)		10. SPONSOR/MONITOR'S ACRONYM(S)			
	ce of Naval Research North Randolph Street, Suite 1414		OIVK			
875 North Randolph Street, Suite 1414 Arlington, VA 22203-1995			11. SPONSOR/MONITOR'S REPORT			
8,			NUMBER(S)			
12. DISTRIBUTION/AVAILABILITY ST	ATEMENT					
Unclassified Unlimited						
13. SUPPLEMENTARY NOTES						
14. ABSTRACT						
applications will beliefft infiniefisely	nom a nextore, recominguration, munti-	standard, mult	i mode, muni-band communication system.			
45 OUDIFOT TERMS						
15. SUBJECT TERMS						
		ct RF to Digita	al Receiver, SDR - Software Defined Radio,			
SDC - SuperConductive Electronics	3.					

17. LIMITATION OF

**ABSTRACT** 

UU

ΟF

**PAGES** 

29

16. SECURITY CLASSIFICATION OF:

U

b. ABSTRACT | c. THIS PAGE

U

a. REPORT

U

Standard	Form	298	(Rev.	8/98)
Prescribed b	v ANSI	Std. Z	39.18	

18. NUMBER 19a. NAME OF RESPONSIBLE PERSON

19b. TELEPHONE NUMBER (Include area code)

310-364-5432

Daniel N Medina



### ONR SCADC Final Design Review Package



### **Superconductive ADC Project**

**Fabrication Package** 

Brad Perranoski

Engineer/Scientist, Boeing

(brad.s.perranoski@boeing.com)



#### Outline



- 1. Recap of Previous Design Reviews
- 2. Current Project Schedule
- 3. Modulator Design Documentation
  - a. Modulator System Analysis (Simulink FFT)
  - b. Simulated vs Tested Performance
  - c. Performance Summary
  - d. Resonator Implementation (Schematic & Simulation Results)
  - e. Clock Driver Design (Schematic & Simulation Results)
  - f. Comparator Design (Schematic & Simulation Results)
  - g. DFF Design (Schematics)
  - h. 2<sup>nd</sup> Order Bandpass Design (Schematics & Simulation Results)
  - i. Potential ENOB Improvements

#### Conclusion

- a. What was done on this project:
- b. We did not meet the goals of this project because:
- c. This is where we are:



# Recap of Previous Design Reviews Introduction



This Design Review Package is the fourth and final of four deliverables required by the contract/purchase order N0: N00014-09-M-0052 from the Office of Naval Research to Boeing.

The goal of this project is to:

- 1. Improve the performance (ENOB) of an existing Hypres X-band delta sigma ADC modulator design that was tested during initial testing phase of this project through circuit design techniques, process improvements, and architectural enhancements.
- 2. Discuss the theory behind the improvements that were made providing analyses of critical enhancements.
- 3. Document the evolution of the design
- 4. Provide insight into further improvements that may potentially increase the ENOB performance.



### Recap of Previous Design Reviews Previous Performance Summary



### Based on high level Matlab simulations the analyzed ADC performance is captured below:

	Category	X band RF to	Digital ADC	High Level Matlab Simulation		
Item #	ADC Requirement	Units	Project Specification	Project Goal	2nd Order Design	4th Order Design
1	Center Freq. (f <sub>in</sub> )	GHz	7.30	7.30	7.50	7.50
2	Sampling Frequency (Fs, clk)	GHz	30.00	60.00	30.00	30.00
3	Bandwidth (BW)	MHz	58.59	117.19	58.59	58.59
4	Over Sampling Ratio (OSR)		256	256	256	256
5	Physical Bits	bits	1			1
6	ENOB	bits	7.74	10	10.42	16.17
7	Signal to Integrated Noise And Distortion (SINAD)	dBFS	48.35	61.96		
8	Spurs. Free Dynamic Range (SFDR)	dBFS	60	70		
9	Signal to Quantization Noise (SQNR)	dBFS	58.35	71.96	64.50	99.10

- The Matlab simulations predict the expected performance is well above the project specification.
- The analysis is based on an ideal system and only considers quantization noise, however, it does provide a level of confidence that the improvements can be met with this approach.





# Recap of Previous Design Reviews Modulator Transient Simulation Z-domain vs S-Domain



#### **Initial Simulink Simulation**

Loop Filter Transfer function Matlab/Simulink Simulation (2<sup>nd</sup> Order Bandpass)





**Simulink Analysis Schematic** 

Simulink Transient Analysis
Results

- The Z-domain loop filter transfer function matches both S-domain transfer functions
- This is my initial cut at the Simulink Analysis (further analysis is needed)




# Recap of Previous Design Reviews Modulator Transient Simulation Z-domain vs S-Domain



#### **Initial Simulink Simulation**

Loop Filter Transfer function Matlab/Simulink Simulation (4<sup>th</sup> Order Bandpass)



- The Z-domain loop filter transfer function matches both S-domain transfer functions
- This is my initial cut at the Simulink Analysis (further analysis is needed)

### **Current Project Schedule**

The Fabrication Package
Behind Schedule: DFF was unable to be simulated due to
convergence errors schedule slip



**Contract end date** Task Name Duration Start 0 days Mon 3/16/09 Mon 3/16/09 Superconductive ADC Effort Mon 3/16/09 Tue 11/30/10 F 64% 435 days 3 5/18 I∉st Data Review (ONR Milestone). Mon 5/18/09 Mon 5/18/09 0 days 1/11 4 [esign Review (ONR Milestone) Mon 1/11/10 Mon 1/11/10 0 days 5 inal Design Review (ONR Milestone) Tue 6/1/10 Tue 6/1/10 6/1 0 days 6 abrication Report 0 days Tue 11/30/10 Tue 11/30/10 11/30 ☐ 1st Phase Test & Design (ONR) 64% 435 days Mon 3/16/09 Tue 11/30/10 8 ■ Test & Evaluation 44 days Mon 3/16/09 Thu 5/14/09 100% Convergence issues 9 Test Plan Mon 3/16/09 Fri 4/10/09 D% 20 days caused schedule to 10 Testing (at Hypres) 10 days Mon 4/20/09 Fri 5/1/09 slip past the due date 100% 11 Data Evaluation Mon 5/11/09 Thu 5/14/09 4 days 12 Design Phase 362 days Fri 5/15/09 Wed 10/20/10 13 ■ Design & Schematic Capture (ADC Design) 335 days Fri 5/15/09 Mon 9/13/10 14 Loop Filter TF Design (Matlab) 80 days Fri 5/15/09 Tue 9/8/09 100% 15 Loop Filter Verification (Simulink) 80 days Wed 9/9/09 Mon 1/11/10 16 Wed 3/17/10 Modulator Arch Design (Simulink) 6 days Wed 3/24/10 17 <del>-</del>-100% Resonator Implem. (Schematic) 10 days Wed 4/7/10 Tue 4/20/10 100% 18 Comp Design (Schematic) 25 days Wed 4/21/10 Tue 5/25/10 19 DFF Design (Schematic) 70 days Wed 5/26/10 Tue 8/31/10 20 Modulator Design (Schematic) 9 days Wed 9/1/10 Mon 9/13/10 21 Thu 9/16/10 Wed 10/20/10 □ Layout 25 days 22 Initial Layout 5 days Thu 9/16/10 Wed 9/22/10 23 Simulation Verification 5 days Thu 9/23/10 Wed 9/29/10 24 Optimized Layout 7 days Thu 9/30/10 Fri 10/8/10 25 Simulation Verification Mon 10/11/10 Wed 10/20/10 26 Fabrication 29 days Thu 10/21/10 Tue 11/30/10

Pg. 7

Boeing recommends that the fabrication task not be performed because neither the design goal has not been met nor the capability improvement is mutually considered significant (as stated in the SOW)

rauctive ADC CLIN/SLIN 0001AD September 2010, Brad Perranoski




### Modulator Design Documentation System Analysis



#### Simulink Frequency Domain Simulation Analysis

Modulator Matlab/Simulink Simulation (2<sup>nd</sup> & 4<sup>th</sup> Order Bandpass)



**Simulink Analysis Schematic** 

**Simulink FFT Analysis Results** 

The Z-domain loop filter transfer function matches S-domain transfer functions




### Modulator Design Documentation System Analysis



#### Simulink Frequency Domain Simulation Analysis

Modulator Matlab/Simulink Simulation (2<sup>nd</sup> Order Bandpass)



The Z-domain loop filter transfer function matches S-domain transfer functions




### Modulator Design Documentation System Analysis



### Simulink Frequency Domain Simulation Analysis

Modulator Matlab/Simulink Simulation (4<sup>th</sup> Order Bandpass)




The Z-domain loop filter transfer function matches S-domain transfer functions



Modulator Design Documentation Simulated vs Tested Performance of Modulator Design for this Project





### SNR & ENOB for 2<sup>nd</sup> & 4<sup>th</sup> - Order 1-Bit Bandpass Modulators



### Modulator Design Documentation Performance Summary



### Based on high level Matlab & Simulink simulations the analyzed ADC performance is captured below:

Category			X band RF to Digital ADC			High Level Matlab Simulation		High Level Simulink Simulation	
Item #	ADC Requirement	Units	Device Tested @ Hypres	Project Specification	Project Goal	2nd Order Design	4th Order Design	2nd Order Design	4th Order Design
1	Center Freq. (f <sub>in</sub> )	GHz	7.30	7.30	7.30	7.50	7.50	7.50	7.50
2	Sampling Frequency (Fs, clk)	GHz	29.18	30.00	60.00	30.00	30.00	30.00	30.00
3	Bandwidth (BW)	MHz	57.00	58.59	117.19	58.59	58.59	58.59	58.59
4	Over Sampling Ratio (OSR)		256	256	256	256	256	256	256
5	Physical Bits	bits	1	1 /	1	1	1	1	1
6	ENOB	bits	5.74	7.74	10	10.42	16.17	11.00	13.83
7	Signal to Integrated Noise And Distortion (SINAD)	dBFS	36.31	48.35	61.96				
8	Spurs. Free Dynamic Range (SFDR)	dBFS	51.82	60	70				
9	Signal to Quantization Noise (SQNR)	dBFS		58.35	71.96	64.50	99.10	68.00	85.00


- Both the Matlab and the Simulink simulations predict the expected performance is well above the project specification.
- The analysis is based on an ideal system and only considers quantization noise, however, it does provide a level of confidence that the improvements can be met with this approach.




### Modulator Design Documentation Resonator Implementation



Resonator Design - Cadence Schematic & Simulation






- Initial center frequency F<sub>c</sub> = 7.26GHz
- Further design will be performed when the modulator is assembled




### Modulator Design Documentation Josephson Junction Simulations



#### Josephson Junction - Cadence Schematic & Simulation



**Verilog A Code for RCSJ** Josephson Junction Model




**Josephson Junction Object Properties:** 


User Input Ic, Rn, Cs overrides the default **Verilog A parameters** 

The Josephson Junction RCSJ Model is used for Cadence simulations The models calculates current through 3 branches.

- Ideal JJ current =  $Ic*sin(\Phi) = Ic*sin(2\pi \Phi_0*)Vdt$
- Shunt resistor current = V/Rn
- Shunt capacitor current = Cs\*dV/dt



Josephson Junction **Cadence Symbol** 




**Equivalent Circuit for RCSJ Josephson Junction** 



# Modulator Design Documentation Clock Driver Design



#### Clock Driver Design - Cadence Schematic & Simulation




DC Voltage applied across a Josephson junction:  $I = Ic^*sin(\omega_J t) \label{eq:loss}$ 

 $\omega_{J}$ =4 $\pi eV/h$ ;  $f_{J}=\omega_{J}/2\pi$ = 2eV/h

For 81.7 $\mu$ V across a junction  $f_J = 39.3794GHz$ 

**Period = 25.4ps** 




Cadence Simulation Matches Hand Calculations for the Josephson Frequency



# Modulator Design Documentation Comparator Design



#### Comparator Design - Cadence Schematic & Simulation



**Comparator Testbench** 


**Simulation Results** 



# Modulator Design Documentation Comparator Design



#### Comparator Design - Cadence Schematic & Simulation




**Comparator Testbench** 



# Modulator Design Documentation DFF Design



### D-Flip Flop Design - Cadence Testbench Schematic






# Modulator Design Documentation DFF Design



#### D-Flip Flop Design – Simulation Result

Convergence Issue when simulating the DFF circuit: "Zero diagonal found in Jacobian" Could not simulate the DFF by itself or with other circuitry. This problem has plagued the remaining tasks of this design effort.






# Modulator Design Documentation 2<sup>nd</sup> Order BP Modulator Design



### Complete Initial 2<sup>nd</sup> Order Band-pass Modulator Design Cadence Schematic






### Modulator Design Documentation Modulator Design




### Complete Initial 2<sup>nd</sup> Order Band-pass Modulator Design Cadence Simulation











# Modulator Design Documentation Potential ENOB Improvements



Based on the test data gathered earlier in this project, it appears that noise is the limiting factor of the ENOB performance not linearity or SFDR

- Noise can be broken down into a few components including device noise, thermal noise, and jitter.
  - Based on current literature and my own personal observations it appears that jitter is the leading culprit for ENOB degradation in Josephson junction sigma delta ADCs.
    - The main source of jitter for this device lies in the comparator gray zone.
      - Personal discussions with Thomas Ortlepp and reading his published papers, I believe he has made progress with Josephson junction comparator gray zone improvements.
        - Applying his techniques may greatly improve ENOB performance



# Conclusion What Was Done On This Project



#### The project consists of 2 phases a Test Phase & a Design Phase

#### **Test Phase**

- Test Plan
  - Completed 4/10/2009
- Testing
  - Completed 5/01/2009 at Hypres in Elmsford, NY
    - Test results are documented in the Test Data Review Package submitted 5/18/2009
- Data Evaluation
  - Completed and submitted to ONR in the Test Data Review Package on 5/18/2009





#### **Design Phase**

- Loop Filter Transfer Function Design (Matlab)
  - Completed 9/08/2009 and documented in the Design Review Package submitted 1/11/2010
    - Followed a sigma delta design flow to create discrete time (Z-domain) transfer.
      - Low pass 1<sup>st</sup> & 2<sup>nd</sup> order (both optimized and not)
      - Band pass 2<sup>nd</sup> & 4<sup>th</sup> order (both optimized and not)
    - Converted the Z-Domain transfer functions to a continuous time (S-domain) transfer functions
      - Performance simulations were above design goal (4<sup>th</sup> order >16bits)
- Loop Filter Verification (Simulink)
  - Completed 1/11/2010 and documented in the Final Design Review Package submitted 1/11/2010
    - Used Simulink software to verify that the Z-domain transfer function matched the S-domain transfer function





#### **Design Phase (continued)**

- System Level Modulator Architecture Design (Simulink)
  - Completed 3/24/2010 and documented in the Final Design Review Package submitted 6/14/2010
    - Simulated both the 2<sup>nd</sup> & 4<sup>th</sup> order bandpass sigma delta modulator and compared the Z-domain results with the Sdomain results.
      - Performance simulations were above design goal (4th order >13bits)
- Circuit Level Design
  - Resonator Design (schematic)
    - Completed 4/20/2010 and documented in the Final Design Review Package submitted 6/14/2010
      - Initial schematics & spice level simulations completed
  - Comparator Design (schematic)
    - Completed 5/25/2010 and documented in the Final Design Review Package submitted 6/14/2010
      - Initial schematics & spice level simulations completed





#### **Design Phase (continued)**

- Circuit Design (continued)
  - D-Flip Flop (schematic)
    - Convergence issued identified when simulating larger circuits
      - The Cadence circuit simulator is not designed to handle Josephson junction equations.
        - Cadence uses voltages and currents to analyze circuit behavior through Ohms Law or active circuit models (transistors)
        - Josephson junctions use the phase difference across the junction to determine the device current. A DC simulation cannot be ran on the Josephson junction circuit.
        - A Transient analysis must be ran with a piece-wise-linear PWL voltage or current source with the values starting at 0 and ramping up the desired value. Otherwise the circuit won't converge
    - Other simulators like PSCAN or JSIM are designed to perform Josephson junction simulation but are not well developed or are limited in use due to the lack of maturity with the superconductive Integrated circuit technology and design infrastructure





#### **Design Phase (continued)**

- ADC Modulator Design
  - The schematic was created for the 2<sup>nd</sup> order sigma delta modulator and the initial simulations were performed but the progress was limited.
    - This effort also contained some of the convergence issues as with the DFF simulations.
    - The data is presented in this package (Fabrication Package)
  - Due to the convergence issues with the Cadence simulations the 4<sup>th</sup> order sigma delta schematics were not developed nor were the simulations ran.

#### Fabrication

 Boeing has determined that the design at this stage will not meet the design goals of the project and recommends not to fabricate the device



# Conclusion (continued) We Did Not Meet The Goals Of The Project Because:

The goals for this project are to increase the (1) ENOB, (2) discuss the theory behind improvements, (3) document the evolution of the design, and (4) provide further insight into potential ENOB improvements.

Convergence problems with the device level spice simulations were the primary reason for not meeting the first two goals of this project.

This package and the previous three design packages meets the third goal.

The 4<sup>th</sup> goal is met on the page 22



### Conclusion (continued) This is Where We Are:



- Top level optimized loop filter transfer functions have been designed & verified for 2<sup>nd</sup> & 4<sup>th</sup> order bandpass sigma delta ADC modulators
- Modulator architectures has been designed
- Initial resonator schematics have been designed and simulated
- Initial comparator schematics have been designed and simulated
- Initial DFF schematic has been designed, however due to convergence issues I was not able to simulate the DFF
- Initial 2<sup>nd</sup> order bandpass sigma delta ADC modulator schematics have been designed and simulated
- The 4<sup>th</sup> order bandpass sigma delta ADC modulator schematics have not been designed or simulated
- No layout has been created for the circuits designed